 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| M54HC597 RAD-HARD 8 BIT LATCH/SHIFT REGISTER s s s s s s s s s s s HIGH SPEED: fMAX = 50 MHz (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC =4A(MAX.) at TA=25C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 54 SERIES 597 SPACE GRADE-1: ESA SCC QUALIFIED 50 krad QUALIFIED, 100 krad AVAILABLE ON REQUEST NO SEL UNDER HIGH LET HEAVY IONS IRRADIATION DEVICE FULLY COMPLIANT WITH SCC-9306-054 DILC-16 FPC-16 ORDER CODES PACKAGE DILC FPC FM M54HC597D M54HC597K EM M54HC597D1 M54HC597K1 DESCRIPTION The M54HC597 is an high speed CMOS 8 BIT PIPO SHIFT REGISTER fabricated with silicon gate C2MOS technology. This devices comes in a 16-pin package and consist of an 8-bit storage latch feeding a parallel in, serial out 8-bit shift register. Both the storage register and shift register have positive edge triggered clocks. The shift register also has direct load (from storage) and clear inputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage. PIN CONNECTION June 2004 Rev. 1 1/14 M54HC597 Figure 1: IEC Logic Symbols Figure 2: Input And Output Equivalent Circuit Table 1: Pin Description PIN N 9 10 11 12 13 10 15, 1, 2, 3, 4, 5, 6, 7 8 16 SYMBOL QH' SCLR SCK RCK SLOAD SI A to H GND VCC NAME AND FUNCTION Serial Data Outputs Asynchronous Reset Input (Active LOW) Shift Clock Input (LOW to HIGH Edge-triggered) Storage Clock Input (LOW to HIGH Edge-triggered) Parallel Data Input (Active Low) Serial Data Input Parallel Data Inputs Ground (0V) Positive Supply Voltage Table 2: Truth Table INPUTS OUTPUT SI X X L H X X X X : Don't Care SCK X X SCLR L H H H H SLOAD H L H H H X X RCK X X X X X S.R. IS CLEARED TO "L" INPUT REGISTER DATA IS STORED INTO S.R. FIRST STAGE OF S.R. BECOMES "L" OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY FIRST STAGE OF S.R. BECOMES "H" OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY STATE OF S.R. IS NOT CHANGED INPUT DATA ON A ~ H LINE IS STORED INTO INPUT REGISTER STORAGE REGISTER STATE IS NOT CHANGED X X X X 2/14 M54HC597 Figure 3: Logic Diagram This logic diagram has not be used to estimate propagation delays 3/14 M54HC597 Figure 4: Timing Chart Table 3: Absolute Maximum Ratings Symbol VCC VI VO IIK IOK IO Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 20 20 25 50 300 -65 to +150 265 Unit V V V mA mA mA mA mW C C ICC or IGND DC VCC or Ground Current PD Power Dissipation Tstg TL Storage Temperature Lead Temperature (10 sec) Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied 4/14 M54HC597 Table 4: Recommended Operating Conditions Symbol VCC VI VO Top tr, tf Supply Voltage Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 2.0V VCC = 4.5V VCC = 6.0V Parameter Value 2 to 6 0 to VCC 0 to VCC -55 to 125 0 to 1000 0 to 500 0 to 400 Unit V V V C ns ns ns Table 5: DC Specifications Test Condition Symbol Parameter VCC (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 VOL Low Level Output Voltage 2.0 4.5 6.0 4.5 6.0 II ICC Input Leakage Current Quiescent Supply Current 6.0 6.0 IO=-20 A IO=-20 A IO=-20 A IO=-4.0 mA IO=-5.2 mA IO=20 A IO=20 A IO=20 A IO=4.0 mA IO=5.2 mA VI = VCC or GND VI = VCC or GND TA = 25C Min. 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 4.18 5.68 2.0 4.5 6.0 4.31 5.8 0.0 0.0 0.0 0.17 0.18 0.1 0.1 0.1 0.26 0.26 0.1 4 1.9 4.4 5.9 4.13 5.63 0.1 0.1 0.1 0.33 0.33 1 40 Typ. Max. Value -40 to 85C Min. 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 4.10 5.60 0.1 0.1 0.1 0.40 0.40 1 80 A A V V Max. -55 to 125C Min. 1.5 3.15 4.2 0.5 1.35 1.8 Max. V Unit VIH High Level Input Voltage Low Level Input Voltage High Level Output Voltage VIL V VOH 5/14 M54HC597 Table 6: AC Electrical Characteristics (CL = 50 pF, Input tr = tf = 6ns) Test Condition Symbol Parameter VCC (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 TA = 25C Min. Typ. 30 8 7 78 20 16 90 24 20 80 22 18 112 30 24 12 48 50 20 7 4 25 7 5 48 12 10 20 5 4 20 5 4 Max. 75 15 13 145 29 25 175 35 30 175 35 30 210 42 36 4.8 24 28 75 15 13 75 15 13 100 20 17 75 15 13 75 15 13 0 0 0 75 15 13 95 19 16 95 19 16 125 25 21 95 19 16 95 19 16 0 0 0 95 19 16 Value -40 to 85C Min. Max. 95 19 16 180 36 31 220 44 37 220 44 37 265 53 45 4.0 20 24 110 22 19 110 22 19 150 30 26 110 22 19 110 22 19 0 0 0 115 23 20 -55 to 125C Min. Max. 115 23 20 220 44 37 265 53 45 265 53 45 315 63 54 ns Unit tTLH tTHL Output Transition Time tPLH tPHL Propagation Delay Time (SCK - QH') tPLH tPHL Propagation Delay Time (SCLR - QH') tPLH tPHL Propagation Delay Time (SLOAD - QH') tPLH tPHL Propagation Delay Time (RCK- QH') fMAX Maximum Clock Frequency Minimum Pulse Width (SCK, RCK) ns ns ns SLOAD = "L" 6.0 30 35 ns MHz tW(H) tW(L) tW(L) ns ts Minimum Pulse Width (SCLR, SLOAD) Minimum Set-up Time (RCK SLOAD) Minimum Set-up Time (SI, SCK) Minimum Set-up Time (PI, RCK) Minimum Hold Time Minimum Removal Time ns ns ts ns ts ns th ns tREM 12 4 3 ns 6/14 M54HC597 Table 7: Capacitive Characteristics Test Condition Symbol Parameter VCC (V) 5.0 5.0 TA = 25C Min. Typ. 5 60 Max. 10 Value -40 to 85C Min. Max. 10 -55 to 125C Min. Max. 10 pF pF Unit CIN CPD Input Capacitance Power Dissipation Capacitance (note 1) 1) CPD is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC Table 8: Test Circuit CL = 50pF or equivalent (includes jig and probe capacitance) RT = ZOUT of pulse generator (typically 50) Figure 5: Waveform - Minimum Pulse Width, Propagation Delay Time (f=1MHz; 50% duty cycle) 7/14 M54HC597 Figure 6: Waveform - Minimum Pulse Width, Propagation Delay Time (f=1MHz; 50% duty cycle) Figure 7: Waveform - Minimum Pulse Width And Removal Time (f=1MHz; 50% duty cycle) 8/14 M54HC597 Figure 8: Waveform - Minimum Setup And Hold Time (f=1MHz; 50% duty cycle) Figure 9: Waveform - Propagation Delay, Minimum Pulse Width, Removal Time (f=1MHz; 50% duty cycle) 9/14 M54HC597 Figure 10: Waveform - Minimum Setup Time (f=1MHz; 50% duty cycle) Figure 11: Waveform - Input Waveform (f=1MHz; 50% duty cycle) 10/14 M54HC597 DILC-16 MECHANICAL DATA mm. DIM. MIN. A a1 a2 B b b1 D E e e1 e2 F I K L 10.90 1.14 17.65 7.62 7.29 2.1 3.00 0.63 1.82 0.40 0.20 20.06 7.36 0.45 0.254 20.32 7.62 2.54 17.78 7.87 7.49 17.90 8.12 7.70 3.83 12.1 1.5 0.429 0.045 0.695 0.300 0.287 0.88 TYP MAX. 2.71 3.70 1.14 2.39 0.50 0.30 20.58 7.87 MIN. 0.083 0.118 0.025 0.072 0.016 0.008 0.790 0.290 0.018 0.010 0.800 0.300 0.100 0.700 0.310 0.295 0.705 0.320 0.303 0.151 0.476 0.059 0.035 TYP. MAX. 0.107 0.146 0.045 0.094 0.020 0.012 0.810 0.310 inch 0056437F 11/14 M54HC597 FPC-16 MECHANICAL DATA mm. DIM. MIN. A B C D E F G H L M N 0.38 6.0 18.75 0.33 0.38 4.31 22.0 0.43 6.75 9.76 1.49 0.102 8.76 0.127 8.89 1.27 0.43 0.48 0.015 0.237 0.738 0.013 0.015 0.170 0.867 0.017 TYP 6.91 9.94 MAX. 7.06 10.14 1.95 0.152 9.01 MIN. 0.266 0.384 0.059 0.004 0.345 0.005 0.350 0.050 0.017 0.019 TYP. 0.272 0.392 MAX. 0.278 0.399 0.077 0.006 0.355 inch F G D H 16 9 A N L 1 8 H E M C B 0016030E 12/14 M54HC597 Table 9: Revision History Date 01-Jun-2004 Revision 1 First Release Description of Changes 13/14 M54HC597 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners (c) 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com 14/14 |
Price & Availability of M54HC597D
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |